

PCT  
 FORM PTO-109  
 (REV 11-2000)  
 JUN 15 2001  
 PATENT & TRADEMARK OFFICE

JC04 Rec'd PCT/PTO 15 JUN 2001

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTORNEY'S DOCKET NUMBER <b>124-859</b>
TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371		U.S. APPLICATION NO. (If known, see 37 C.F.R. 1.5) <b>09/868217</b> Unknown
INTERNATIONAL APPLICATION NO. PCT/GB99/04275 ✓	INTERNATIONAL FILING DATE 16 December 1999 ✓	PRIORITY DATE CLAIMED 19 December 1998 ✓

TITLE OF INVENTION  
**METHODS OF DRIVING AN ARRAY OF OPTICAL ELEMENTS** ✓


APPLICANT(S) FOR DO/EO/US  
**CROSSLAND et al WILLIAM S.**

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

- ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
- ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
- ☒ This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (21) indicated below.
- ☒ The U.S. has been elected by the expiration of 19 months from the priority date (Article 31).
- A copy of the International Application as filed (35 U.S.C. 371(c)(2)).
  - ☐ is attached hereto (required only if not communicated by the International Bureau).
  - ☒ has been communicated by the International Bureau.
  - ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
- ☐ An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)).
  - ☐ is attached hereto.
  - ☐ has been previously submitted under 35 U.S.C. 154(d)(4).
- ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
  - ☐ are attached hereto (required only if not communicated by the International Bureau).
  - ☐ have been communicated by the International Bureau.
  - ☐ have not been made; however, the time limit for making such amendments has **NOT** expired.
  - ☐ have not been made and will not be made.
- ☐ An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
- ☐ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
- ☐ A English language translation of the annexes of the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

**Items 11 To 20 below concern document(s) or information included:**

- ☐ An Information Disclosure Statement under 37 C.F.R. 1.97 and 1.98.
- ☐ An assignment document for recording. A separate cover sheet in compliance with 37 C.F.R. 3.28 and 3.31 is included.
- ☐ A FIRST preliminary amendment.
- ☐ A SECOND or SUBSEQUENT preliminary amendment.
- ☐ A substitute specification.
- ☐ A change of power of attorney and/or address letter.
- ☐ A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821-1.825.
- ☐ A second copy of the published international application under 35 U.S.C. 154(d)(4).
- ☐ A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4).
- ☒ Other items or information. PTO-1449 and copy of International Search Report

U.S. APPLICATION NO. (If known, specify C.F.R. 1.5) <div style="font-size: 2em; font-weight: bold; text-align: center;">097858217</div> <div style="text-align: center;">Unknown</div>	INTERNATIONAL APPLICATION NO. <div style="text-align: center;">PCT/GB99/04275</div>	ATTORNEY'S DOCKET NUMBER <div style="text-align: center;">124-859</div>	
21. <input checked="" type="checkbox"/> The following fees are submitted:		<b>CALCULATIONS</b> PTO USE ONLY	
<b>BASIC NATIONAL FEE (37 C.F.R. 1.492(a)(1)-(5):</b> -- Neither international preliminary examination fee (37 C.F.R. 1.482) nor international search fee (37 C.F.R. 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO .....\$1000.00 -- International preliminary examination fee (37 C.F.R. 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO .....\$860.00 -- International preliminary examination fee (37 C.F.R. 1.482) not paid to USPTO but international search fee (37 C.F.R. 1.445(a)(2)) paid to USPTO .....\$710.00 -- International preliminary examination fee (37 C.F.R. 1.482) paid to USPTO but all claims did not satisfy provisions of PCT Article 33(1)-(4) .....\$690.00 -- International preliminary examination fee (37 C.F.R. 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4) .....\$100.00			
<b>ENTER APPROPRIATE BASIC FEE AMOUNT =</b>		\$      860.00	
Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input checked="" type="checkbox"/> 30 months from the earliest claimed priority date (37 C.F.R. 1.492(e)).		\$      130.00	
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE
Total Claims	25	-20 =	5
Independent Claims	2	-3 =	0
MULTIPLE DEPENDENT CLAIMS(S) (if applicable)			\$270.00
<b>TOTAL OF ABOVE CALCULATIONS =</b>			<b>\$ 1350.00</b>
<input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by 1/2.			0.00
<b>SUBTOTAL =</b>			<b>\$ 1350.00</b>
Processing fee of \$130.00, for furnishing the English Translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 C.F.R. 1.492(f)).			0.00
<b>TOTAL NATIONAL FEE =</b>			<b>\$ 1350.00</b>
Fee for recording the enclosed assignment (37 C.F.R. 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 C.F.R. 3.28, 3.31). <b>\$40.00</b> per property			0.00
Fee for Petition to Revive Unintentionally Abandoned Application (\$1240.00 – Small Entity = \$620.00)			0.00
<b>TOTAL FEES ENCLOSED =</b>			<b>\$ 1350.00</b>
			Amount to be: refunded \$
			Charged \$
a. <input checked="" type="checkbox"/> A check in the amount of \$1350.00 to cover the above fees is enclosed. b. <input type="checkbox"/> Please charge my Deposit Account No. 14-1140 in the amount of \$_____ to cover the above fees. A duplicate copy of this form is enclosed. c. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 14-1140. A duplicate copy of this form is enclosed. d. <input checked="" type="checkbox"/> The entire content of the foreign application(s), referred to in this application is/are hereby incorporated by reference in this application.			
<b>NOTE: Where an appropriate time limit under 37 C.F.R. 1.494 or 1.495 has not been met, a petition to revive (37 C.F.R. 1.137(a) or (b)) must be filed and granted to restore the application to pending status.</b>			
<b>SEND ALL CORRESPONDENCE TO:</b>  NIXON & VANDERHYE P.C. 1100 North Glebe Road, 8 <sup>th</sup> Floor Arlington, Virginia 22201-4714 Telephone: (703) 816-4000			
 SIGNATURE			Stanley C. Spooner NAME
27,393 REGISTRATION NUMBER		June 15, 2001 Date	

Methods of Driving an Array of Optical Elements

The present invention relates to methods of driving a array of optical elements. It has particular but not exclusive relevance to the driving of a spatial light modulator.

The spatial light modulator to be described in relation to a preferred embodiment in  
5 this specification is a in the form of a smectic liquid crystal layer disposed between an  
active semiconductor backplane and a common front electrode. It was developed in  
response to a requirement for a fast and, if possible, inexpensive, spatial light  
modulator comprising a relatively large number of pixels with potential application  
not only as a display device, but also for other forms of optical processing such as  
10 correlation and holographic switching. Other aspects of this device are dealt with in  
our copending International Patent Applications of even filing and priority dates  
(PCT/GB99/04285, ref: P20957WO, priority GB9827952.4; PCT/GB99/04286 and  
PCT/GB99/04276, refs: P20958WO and P20958WO1, both priority GB9827965.6;  
PCT/GB99/04282, ref: P20959WO, priority GB9827900.3; PCT/GB99/04279, ref:  
15 P20960WO, priority GB9827901.1; PCT/GB99/04274, ref: P20961WO, priority  
GB9827964.9; and PCT/GB99/04260 and PCT/GB99/04277, refs: P20963WO and  
P20963WO1, both priority GB 9827944.1).

During the course of development of this spatial light modulator, a series of problems  
were encountered and dealt with, and the solutions to these problems (whether in the  
20 form of construction, function or method) are not necessarily restricted in application  
to the embodiment, but will find other uses. Thus not all of the aspects of the present  
invention are necessarily limited to liquid crystal devices, nor to spatial light  
modulators. Nevertheless, it is useful to commence with a discussion of the problems  
encountered in developing the embodiment to be described later.

25 The liquid crystal phase has been recognised since the last century, and there were a  
few early attempts to utilise liquid crystal materials in light modulators, none of  
which gave rise to any significant successful commercial use. However, towards the  
end of the 1960's and in the 1970's, there was a renewed interest in the use of liquid  
crystal materials in light modulating, with increasing success as more materials, and  
30 purer materials became available, and as technology in general progressed.

Generally speaking, this latter period commenced with the use of nematic and  
cholesteric liquid crystal materials. Cholesteric liquid crystal materials found use as

sensors, principally for measuring temperature or indicating a temperature change, but also for responding to, for example, the presence of impurities. In such cases, the pitch of the cholesteric helix is sensitive to the parameter to be sensed and correspondingly alters the wavelength at which there is selective reflection of one  
5 hand of circularly polarised light by the helix.

Attempts were also made to use cholesteric materials in electro-optic modulators, but during this period the main thrust of research in this area involved nematic materials. Initial devices used such effects as the nematic dynamic scattering effect, and increasingly sophisticated devices employing such properties as surface induced  
10 alignment, the effect on polarised light, and the co-orientation of elongate dye molecules or other elongate molecules/particles, came into being.

Some such devices used cells in which the nematic phase adopted a twisted structure, either by suitably arranging surface alignments or by incorporating optically active materials in the liquid crystal phase. There is a sense in which such materials  
15 resemble cholesteric materials, which are often regarded as a special form of the nematic phase.

Initially, liquid crystal light modulators were in the form of a single cell comprising a layer of liquid crystal material sandwiched between opposed electrode bearing plates, at least one of the plates being transparent. Such cells were slow to operate and tended  
20 to have a short life due to degradation of the liquid crystal material. Quite early on it was recognised that the application of an average dc voltage to the liquid crystal cell was not beneficial, and at least in some cases produced degradation by electrolysis of the liquid crystal material itself, and schemes were evolved to render the average dc voltage to zero (dc balance).

25 It is now appreciated that other effects are also at work when a dc voltage is applied. When driving liquid crystal electro-optic devices for any length of time, a phenomenon known as image sticking may occur. Although the precise cause of this effect is unknown, there are theories that ions are trapped or a space charge is induced within the material in response to an overall dc field, and this results in a residual  
30 field even when the external dc field is removed. Whether to avoid electrolytic breakdown, or to avoid image sticking, it is evidently desirable that the time averaged



## ART 34 AMDT

Two common forms of backplane are thin film transistor on silica/glass backplanes, and semiconductor backplanes. The active elements can be arranged to exercise some form of memory function, in which case addressing of the active element can be accelerated compared to the time needed to address and switch the pixel, easing the problem of displaying at video frame rates.

Active backplanes are commonly provided in an arrangement very similar to a dynamic random access memory (DRAM) or a static random access memory (SRAM). At each one of a distributed array of addressable locations, a SRAM type active backplane comprises a memory cell including at least two coupled transistors arranged to have two stable states, so that the cell (and therefore the associated liquid crystal pixel) remains in the last switched state until a later addressing step alters its state. Each location electrically drives its associated liquid crystal pixel, and is bistable per se, i.e. without the pixel capacitance. Power to drive the pixel to maintain the existing switched state is obtained from busbars which also supply the array of SRAM locations. Addressing is again normally performed from peripheral logic and column and row addressing lines.

In a DRAM type active backplane, a single active element (transistor) is provided at each location, and forms, together with the capacitance of the associated liquid crystal pixel, a charge storage cell. Thus in this case, and unlike a SRAM backplane, the liquid crystal pixels are an integral part of the DRAM of the backplane. There is no bistability associated with the location unless the liquid crystal pixel itself is bistable, and this is not the case so far as nematic pixels are concerned. Instead, reliance is placed on the active element providing a high impedance when it is not being addressed to prevent leakage of charge from the capacitance, and on periodic refreshing of the DRAM location.

In contrast to the type of RAM associated with computing, the pixel circuits, and more significantly the pixel transistors, are often at least partially exposed to light. This can lead to problems, especially with DRAM type backplanes where the pixels are part of the DRAM circuit, including photo-induced conductivity and charge leakage. This aspect is dealt with in greater detail in our copending application PCT/GB99/04279, ref: P20960WO.

Thin film transistor (TFT) backplanes comprise an array of thin film transistors distributed on a substrate (commonly transparent) over what can be a considerable area, with peripheral logic circuits for addressing the transistors, thereby facilitating the provision of large area pixellated devices which can be directly viewed.

5 Nevertheless, there are problems associated with the yields of the backplanes during manufacture, and the length of the addressing conductors has a slowing effect on the scanning. When provided on a transparent substrate, such as of glass, TFT arrays can actually be located on the front or rear surface of a liquid crystal display device.

In view of their overall size, the area of the TFT array occupied by the transistors, associated conductors and other electrical elements, e.g. capacitors is relatively insignificant. There is therefore no significant disadvantage in employing the SRAM configuration as opposed to the DRAM configuration. This sort of backplane thus overcomes many of the problems associated with slow switching times of liquid crystal pixels.

10

15 Generally, the active elements in TFT backplanes are diffusion transistors and the like as opposed to FETS, so that the associated impedances are relatively low and associated charge leakage relatively high in the "OFF" state.

Semiconductor active backplanes are limited in size to the size of semiconductor substrate available, and are not suited for direct viewing with no intervening optics.

20 Nevertheless their very smallness aids speed of addressing of the active elements. This type of backplane commonly comprises FETs, for example MOSFETs or CMOS circuitry, with associated relatively high impedances in the "OFF" state.

However, the smallness also means that the area of the overall light modulation (array) area occupied by the transistors, associated conductors and other electrical elements, e.g. capacitors can be relatively significant, particularly in the SRAM type which requires many more elements than the DRAM type. Being opaque to visible light, a semiconductor backplane would provide the rear substrate of a light modulator or display device.

25

At a later period still, substantial development occurred in the use of smectic liquid crystals. These have potential advantages over nematic phases insofar as their switching speed is markedly greater, and with appropriate surface stabilisation the

30

ferroelectric smectic C phases should provide devices having two stable alignment states, i.e. a memory function.

- 5 The thickness of the layer of liquid crystal material in such devices is commonly much smaller than in the corresponding nematic devices, normally being of the order of a few microns at most. In addition to altering the potential switching speed, this increases the unit capacitance of a pixel, easing the function of a DRAM active backplane in retaining a switched state at a pixel until the next address occurs.

- 10 However, as the liquid crystal thickness approaches the thicknesses associated with the underlying structure of the backplane, and any possible deformation of the liquid crystal cell structure by flexing or other movement of the substrates, problems arise, for example as to the uniformity of response across the pixel area, and the capability for short circuiting across the cell thickness. These factors are dealt with in more detail in our copending applications PCT/GB99/04285, ref: P20957WO; and PCT/GB99/04282, ref: P20959WO.

- 15 The possibility of long relaxation times, or even of bistability, of the liquid crystal cell or pixel, facilitates the introduction of a relatively new digital technique when a grey scale image is required, in which pixels are turned "ON" for a fraction of the viewing period according to the grey level. Essentially, the image is computationally decomposed to a series of bit planes in which each pixel is either "ON" or "OFF", the bit planes being sequentially displayed. In a preferred form, the (normally binary) weighted bit plane technique, the durations of the bit planes are weighted thereby reducing the number of bit planes required to synthesise an image, and reducing addressing requirements somewhat.

- Pixel Structure - Switching and Address Times** When using a SRAM type backplane to switch a capacitive element the time necessary to address the location on the backplane can be as small as is necessary to switch that location, regardless of whether the capacitive element has responded. The location is always coupled to the power supply, and can continue to supply power (current/voltage) to the capacitive element after the addressing pulse has ceased.

- 30 By contrast, power is supplied to a capacitive element from a DRAM location only while addressing is taking place, after which the active element (transistor) is turned off. If the addressing pulse is insufficiently long for transfer of the requisite amount



of charge, the capacitive element is incompletely switched. This is likely to occur, for example, when the capacitive element includes ferroelectric material, as in some smectic liquid crystal cells, and the addressing time is short, for example in a large scale array.

- 5 One solution is to provide an additional "slug" capacitance which is rapidly charged during the addressing pulse and so can provide a reservoir of charge while the capacitive element switches over a longer time period. This aspect is dealt with in more detail in our copending application PCT/GB99/04279, ref: P20960WO, which relates to the provision of a semiconductor active backplane including an array of
- 10 addressable active elements on a semiconductor substrate for energising respective first electrodes, wherein at least part of the region beneath a said electrode is adapted to act as a capacitor. In particular said part may be formed as a depletion region whereby in use it acts as a reverse biased diode, or individual capacitor plates may be formed beneath the electrode, one coupled to the substrate and the other coupled to
- 15 the electrode.

- Smectic Liquid Crystal Electro-Optic Cells** In the smectic liquid crystal phase, the molecules exhibit positional order ("layers") in addition to the orientational order exhibited by the cholesteric and nematic phases. There are a number of different smectic sub-phases which differ in the orientational order within the overall
- 20 structure of the smectic layers, the most common being the smectic A phase (SmA) and the smectic C phase (SmC).

- The common alignment for smectic materials is planar (molecules generally parallel to the major cell surfaces) with the smectic layers normal to the plane of the cell, as this permits the field to be applied across the cell thickness. It is possible to obtain
- 25 homeotropic alignment with the smectic layers in the cell plane, and such a device could provide a fast refractive index modulator. However, in order to apply appropriate electric fields for switching, very small electrode gaps are required and therefore such devices tend to have very small active areas, and as a consequence this type of device is relatively uncommon.

- 30 In the smectic A phase the director is normal to the plane of the layers. Application of an electric field perpendicular to the director causes the latter to tilt about an axis

5

10

15

25

30



5

10

20

25

30

5

15

This endless prolongation of the switched pixel states is particularly important in certain types of optical processing where the same optical state may need to be maintained for days, months or even years.

20

31

to zero or one, thereby blanking the array. If the parallel data along the columns is varied, a vertically striped image is produced.

If the potential difference between the front electrode and the columns during blanking is zero, the pixels will be short circuited, thereby permitting relaxation to take place. Alternatively, the potential difference may be a positive or negative dc, thus driving all of the pixels relatively rapidly on or off. If the dc potential difference is zero but a small ac voltage is present, preferably on the common front electrode for ease of application, in certain circumstances the pixels can be maintained in their existing states, as described in more detail elsewhere in this specification (ac stabilisation).

Our copending application PCT/GB99/04274, ref: P20961WO relates to the provision of an array of electrically addressable elements, said array comprising a plurality of mutually exclusive sets of said elements, means arranged to address said sets one at a time, and means for addressing more than one (and preferably all) of said plurality of sets (the "selected sets") simultaneously. While the most common form of array is arranged as addressable rows (the sets) and columns, other arrangements are possible, for example based on polar co-ordinates (distance and angle). However, modern computing methods and standards converters have tended to make other formats redundant in the majority of cases.

Although, as will be seen, the facility of being able to address all pixels of the array simultaneous is highly desirable in practising the methods of the present invention, it is not essential, and there are cases where the simultaneous addressing step could be replaced by a further writing operation.

The present invention is intended to facilitate the achievement of dc balance while driving an array of binary elements.

In a first aspect, the present invention provides a method of controlling an array of optical elements in a succession of cycles to alter their states according to respective ones of a series of input data sets, each cycle comprising a first step wherein selected elements only of an optically blank or uniform array are written as determined by a respective data set, and a second step wherein the selected elements are selectively erased to restore a blank array prior to another cycle.

In a second aspect, the invention provides an electro-optic arrangement comprising an array of electro-optic elements and control means responsive to a series of input data sets, the control means being arranged to respond to each data set so that starting with an optically blank or uniform array of elements in a first step selected elements are written as determined by the data set, and in a second step the selected elements are selectively erased to revert to a blank array prior to writing elements as determined by a successive data set.

The array of optical/electro-optic elements may comprise a corresponding array of addressable active elements (e.g. pixel electrodes for example formed on an active backplane, preferably a semiconductor backplane), and an electrode spaced from said corresponding array, each optical/electro-optic element being defined between said electrode and a corresponding active element. The spaced electrode may be common to all elements of the array.

In one preferred form of the method, during the first step the active elements and the spaced electrode are operated to apply a first potential difference across the selected optical/electro-optic elements, and during the second step the active elements and the spaced electrode are operated to apply a second potential difference across the selected elements, the first and second potential differences having opposite signs, and, preferably, equal amplitudes.

More preferably, the potential applied to the spaced electrode may be switched between first and second values, with the output of the whole array of addressable active elements also being similarly switched between said first and second values of potential substantially synchronously with the switching of the front electrode. The potential applied to the spaced electrode may have the second value only during said second step.

The optical/electro-optic elements may comprise liquid crystal material located between the array and the spaced electrode, and they may be bistable or monostable.

It is desirable that between the first and second steps all the elements of the array are simultaneously addressed to impose zero potential difference thereacross. This serves

effectively to provide a defined period for each individual element during which dc has been applied across it, and so enables dc balance to be more precisely determined.

In the preferred embodiment, the array comprises a plurality of mutually exclusive sets of the optical/electro-optic elements, means arranged to address the sets one at a time, and means for addressing more than one (and preferably all) of said plurality of sets (the "selected sets") simultaneously. In such a case, a preferred method of producing a binary image includes the step of simultaneously addressing all the elements of the array once they have been written. During this step the elements are subjected to a common signal such that they receive (a) an ac signal, for ac stabilisation; or, for electrostatic stabilisation or for other purposes (for example providing a clearly defined time during which a dc signal is applied for dc balancing purposes) either (b) zero volts; or (c) a finite dc voltage. Where dc or zero volts is applied, this may be subsequently terminated by application of an ac stabilising signal, or by turning the elements off, i.e. open circuit, for electrostatic stabilisation.

UK Patent Application Serial No GB2247974A is directed to refreshing an existing image in a manner designed to avoid dc imbalance, effectively involving image reversal. It is not directed to writing of a new image or images, nor is there any teaching concerning the writing of a succession of (different) images so as to maintain dc balance. In a first embodiment all elements of the array are addressed by a positive or negative voltage during each array scan. In cases where there is a fixed front electrode voltage, it is understood that all the column electrodes are addressed with positive or negative voltages so as to write a full (inverted or negative) array of pixels in the normal way during a single scan, followed by rewriting of the non-inverted image. In cases where there is an alternating front electrode voltage, after driving all pixels to the same optical state (blanking), the state of a selected set pixels is reversed to give a fully written array. The array is subsequently blanked to the opposite optical state and the state of the complementary set of pixels is reversed to give the same optical written array. This type of blanking is unnecessary in the present invention.

UK Patent Application Serial No. GB2173336A is also concerned with dc balancing of liquid crystals which switch only above a threshold voltage. A row, or set of rows is blanked, followed by the application of column data in the form of dc balanced bipolar data pulses together with a dc strobe pulse on the row. The latter pulse coacts



with one of the bipolar data pulses but not with the other, to change the state of a pixel. The overall polarity of the set-up, including the polarity of the strobe and blanking pulses, is periodically inverted (regularly or randomly) to maintain overall dc balance. The methods of present invention do not necessitate blanking, but rather  
5 they could be regarded as requiring selective alteration of pixels as needed.

International Patent Application No. WO 92/04710 disclosed a scheme in which any liquid crystal element is only driven on or off when a change of state therein is required, otherwise it remains unaddressed. Each pixel can therefore be subjected only to alternate turn-on and turn-off pulses of well-defined and equal lengths, thus  
10 automatically affording dc balance in the long term.

The use of intervening uniformly blank images in the manner required by the present invention is not disclosed in this prior art.

Further features and advantages of the invention can be derived from a consideration of the appended claims, to which the reader is referred, and of the following  
15 description of an embodiment of the invention made with reference to the accompanying drawings, in which:

Figure 1 shows in schematic cross-sectional view a liquid crystal cell which incorporates an active backplane and is mounted on a substrate;

Figure 2 is an exploded view of components of the liquid crystal cell of Figure 1;

5 Figure 3 is a schematic block circuit diagram of part of the interface of Figure 3 showing circuitry closely associated with the liquid crystal cell;

Figure 4 is a schematic plan view (floorplan) of the active backplane of the liquid crystal cell of Figure 1, including a central pixel array;

10 Figure 5 is a schematic cross sectional view of part of the backplane of Figure 4 to illustrate the various layers and heights encountered in the region of the pixel array; and

Figure 6 is a schematic plan view of a single pixel of the array of the backplane of Figure 4.

Figure 7 and 7a are waveform diagrams;

15 Figure 8 is a schematic circuit diagram showing part of the control circuits of Figure 4;

Figure 9 is a schematic circuit diagram showing part of the column drivers of Figure 4;

Figure 10 is a schematic diagram showing part of the row scanners of Figure 4;

20 Figure 11 shows a modification of the circuit of Figure 9 for increasing the number of columns addressed;

Figure 12 shows modifications of Figure 10 for increasing the number of rows addressed;

Figure 13 shows waveforms used to illustrate a one-pass image writing scheme; and

25 Figures 14 to 16 show waveforms used to illustrate two-pass image writing schemes; and

Figure 15 shows waveforms for illustrating a modification of the scheme of Figures 14.

Figure 1 shows in schematic cross-sectional view a liquid crystal cell 1 mounted on a thick film alumina hybrid substrate or chip carrier 2. The cell 1 is shown in exploded view in Figure 2. The use of a hybrid substrate for mounting electro-optic devices is discussed in more detail in our copending application PCT/GB99/04285, ref: P20957WO.

Cell 1 comprises an active silicon backplane 3 in which a central region is formed to provide an array 4 of active mirror pixel elements arranged in 320 columns and 240 rows. Outside the array, but spaced from the edges of the backplane 3, is a peripheral glue seal 5, which seals the backplane 3 to the peripheral region of a front electrode 6. Figure 2 shows that the glue seal is broken to permit insertion of the liquid crystal material into the assembled cell, after which the seal is completed, either by more of the same glue, or by any other suitable material or means known per se.

Front electrode 6 comprises a generally rectangular planar glass or silica substrate 7 coated on its underside, facing the backplane 3, with a continuous electrically conducting silk screened indium-tin oxide layer 8. On one edge side of the substrate 7 is provided an evaporated aluminium edge contact 9, which extends round the edge of the substrate and over a portion of the layer 8, thereby providing an electrical connection to the layer 8 in the assembled cell 1.

Insulating spacers 25 formed on the silicon substrate of the backplane 3 extend upwards to locate the front electrode 6 a predetermined, precise and stable distance from the silicon substrate, and liquid crystal material fills the space so defined. As described later, the spacers 25 and the backplane 3 are formed on the silicon substrate simultaneously with formation of the elements of the active backplane thereon, using all or at least some of the same steps.

Figure 3 is a schematic outline of circuitry on the PCB 11 closely associated with operation of the cell 1, here shown schematically as backplane 3 and front electrode 6. Backplane 3 receives data from a memory 12 via an interface 13, and all of the backplane 3, front electrode 6, memory 12 and interface 13 are under the control of a programmable logic module 14 which is itself coupled to the parallel port of a PC via an interface 15.

Figure 4 shows a general schematic view of the layout ("floorplan") of the active backplane 3. As will be described in detail later with reference to Figures 5 and 6,

each one of the central array 4 of pixel active elements is composed essentially of an NMOS transistor having a gate connected to one of a set of a row conductors, a drain electrode connected to one of a set of column conductors and a source electrode or region which either is in the form of a mirror electrode or is connected to a mirror electrode. Together with an opposed portion of the common front electrode 6 and interposed chiral smectic liquid crystal material 20, the rear located mirror electrode forms a liquid crystal pixel cell which has capacitive characteristics.

Odd and even row conductors are connected to respective scanners 44, 45 spaced either side of the array. Each scanner comprises a level shifter 44b, 45b interposed between a shift register 44a, 45a and the array. In use, a token signal is passed along the registers to enable (render the associated transistors conductive) individual rows in turn, and by suitable control of the registers different types of scan, e.g. interlaced or non-interlaced, can be performed as desired.

Odd and even column conductors are connected to respective drivers 42, 43 spaced from the top and bottom of the array. Each driver comprises a 32 to 160 demultiplexer 42a, 43a feeding latches 42b, 43b, and a level shifter 42c, 43c between the latches and the column conductors. In use, under the control of a 5-phase clock, data from the memory 24 for successive sets of 32 odd or even column conductors is passed from sets of edge bonding pads 46, 47 to the demultiplexers 42a, 43a, and latched at 42b, 43b before being level shifted at 42c, 43c for supply as a driving voltage to the column conductors. Synchronisation between the row scanning and column driving ensures that the appropriate data driving voltage is applied via the enabled transistors of a row to the liquid crystal pixels, and for this purpose various control circuits 48 are provided.

Subsequent disabling of that row places the transistors in a high impedance state so that charges corresponding to the data are then maintained on the capacitive liquid crystal pixels for an extended period, until the row is again addressed, for example either for writing another image (or rewriting the same image) or for stabilising the existing image.

As schematically illustrated in Figure 5, the active backplane is based on a p-type silicon substrate 51. In the region of the array 4 it includes NMOS transistors 52,

pixel mirrors 53 and the insulating spacer columns 25, and the substrate 51 is covered first by a lower substantially continuous silicon oxide layer 57 and then by an upper substantially continuous silicon oxide layer 58. Insulating ridges constructed similarly to the spacers and of similar height are formed outside the region of the array 41. The function of the insulating pillars and ridges is to ensure a constant and accurate spacing between the front electrode 22 and the silicon substrate 51, to prevent short circuits between the backplane and the front electrode and to provide electrical and optical uniformity and behaviour in the liquid crystal pixel array.

It should be noted that Figure 5 is included merely to illustrate the different heights encountered in the backplane and that the other spatial arrangements of the elements do not necessarily correspond to what is found in practice. Figure 6 shows a plan view of an actual arrangement of transistor and mirror electrode, generally similar to that of Figure 5, but with the column 25 not shown. Transistors 52 are the highest part of the circuitry itself.

In addition to these layers, the transistor 52 is further defined by a metallic gate electrode 59 on the layer 57 and a metallic drain electrode 60 on layer 58. Electrodes 59 and 60 are connected to a row conductor 61 and a column conductor 62 respectively. At the transistor 52, the layer 57 is modified to include a polysilicon region 56 spaced from the substrate 51 by a very thin gate oxide layer 55.

The transistor source is in the form of a large diffusion region 63 within the layer 58 which is connected to electrode 65 of the pixel mirror 53, with the gate region 64 being located essentially under the crossover region of the column and row conductors 61, 62 to maximise the fill factor and to protect it from incident light.

The pixel mirror is formed by the pixel electrode 65 on layer 58, which electrode is of the same metal as, and formed simultaneously with, the drain electrode 60. Beneath most of the mirror electrode 65 there is formed a depletion region 66 in the substrate 51. In the assembled device, the pixel electrodes are spaced from the opposed front electrode by somewhat less than 2 microns with smectic liquid crystal material 20 interposed.

The pixel mirror is essentially flat, since there are no underlying discrete circuit elements, and occupies a proportion (fill factor) of around 65% of the pixel area. The

need to maximise the fill factor is one consideration in the decision to employ a DRAM type backplane, rather than the SRAM type in which more space needs to be devoted to the two transistors and their associated elements.

5 An insulating column or pillar 54 which is associated with each pixel extends above the topology of the rest of the backplane 21, but is also composed of the layers 57, 58 over the substrate 51, with a first metal film 67 between the layers 57, 58 and a second metal film 68 between layer 58 and (in use) the front electrode 22. First and second metal films 67, 68 are of the same metals, and deposited at the same time, as the electrodes 59, 60 of the transistor 52. In the region of the spacer, the substrate is  
10 modified to provide a field oxide layer 69, and the bottom of layer 57 is modified to provide two polysilicon layers 70, 72 spaced by a thin oxide layer 71.

Although it includes metallic layers, the spacer provides good insulation between the front electrode and the active backplane. By forming insulating spacers in this manner, it is possible to locate them accurately relative to other elements on the  
15 backplane, thereby avoiding any interference with optical or electrical properties, and by creating them at the same time as the active and other elements of the backplane, using the same processes, there are advantages in terms of cost and efficiency.

As mentioned above, a pixel cell thus formed has capacitance. Chiral smectic liquid crystal materials are ferroelectric, so that application of an electric field sufficient to  
20 cause realignment of the molecules is associated with an additional transfer of charge. This effect is associated with a time constant insofar as the liquid crystal material takes time to realign.

The requirement for charge to flow during realignment, and the associated time constant, have a number of consequences. In particular, while the realignment can be  
25 relatively fast, it may still be much less than is required for fast scanning of the device.

With a SRAM type backplane, the state of a pixel is retained until the next address, and with power being supplied from a bus current can be supplied until realignment has been completed. However, with a DRAM type backplane, power is supplied to  
30 each pixel only during the addressing period. The capacitance of the cell is relatively small, and cannot retain sufficient charge for realignment to be completed.

One way of dealing with this problem is to provide each pixel with an additional "slug" capacitance which is quickly charged when the pixel is addressed, its charge thereafter being consumed as the liquid crystal molecules realign and subsequent pixels are being addressed. Thus the slug capacitance effectively avoids the need for an addressing pulse as long as the realignment time.

In Figure 5, the diffusion layer 66 forms in use a reverse biased diode, the depletion region of which acts as the slug capacitance.

The smectic liquid crystal used in the embodiment has a monostable alignment, so that for the DRAM type pixel element to remain in the switched state until it is next addressed, it is essential to limit charge leakage. In a sense, the fact that there is an additional charge displacement during realignment is helpful, in that the amount of charge leakage to permit relaxation to the original state is relatively large.

Unlike a conventional encapsulated computer DRAM, illuminating light can penetrate to the backplane. If it reaches sensitive elements, photoconductivity can permit relaxation of the pixel in less time than the scanning period, and this should not be allowed to happen. Steps therefore need to be taken (a) to reduce light penetration to sensitive elements as far as possible; and (b) to alleviate the effects of any light which nevertheless still penetrates.

In Figures 5 and 6, step (a) is implemented insofar as the transistor 52, and particularly its gate region, is located substantially beneath metallic conductors 60, 61 and in that the diode provided by region 66, which is especially photosensitive, is largely hidden by the mirror layer 65. Further details regarding the slug capacitance and the avoidance of photoconductive effects will be found in our copending application PCT/GB99/04279, ref: P20960WO.

While the fill factor of 65% in the arrangements of Figures 1 to 6 is sufficiently high to be acceptable, the reflectivity of the mirror electrode is not optimised, since the material thereof is identical to that used in producing the active elements of the backplane.

It is normal semiconductor foundry practice to supply backplanes with a continuous top insulating layer deposited over the entire plane, and to produce the arrangements

of the preceding Figures, it would be necessary to remove this insulating layer, or to avoid having it applied in the first place.

However, by the use of partial or full planarisation of the backplane, the fill factor and reflectivity of the mirror electrode can be increased.

- 5 In partial planarisation the top insulating layer is retained, but with vias extending to underlying electrode pads 65, which can be small as they no longer function as mirrors. A respective highly reflective mirror coating is deposited over the majority of the pixel area and is connected to its via.

10 This construction has advantages, inter alia, of a high fill factor; a highly reflective mirror electrode; and reduced light penetration to the underlying semiconductor material. While it is preferred to retain the insulating columns and ridges to support and space the front electrode relative to the backplane, so reducing the fill factor slightly, these now include the additional top insulating layer. The only post-foundry step is the deposition of the reflective mirror material. It should be noted that the  
15 latter is not as flat as previously, owing to the underlying structure of the backplane.

Full planarisation is a known process in which the topology of the backplane is effectively removed by filling with a insulating material, e.g. a polymer. Again, this may be implemented on the present backplane, with or without the top insulating layer introduced at the foundry, and with very flat highly reflective mirror electrodes deposited over each pixel with a high fill factor. However, although the product has the same advantages as partial planarisation, and may be superior in performance, its production by present technologies involves a number of post-foundry steps, some not easily or efficiently performed (such as ensuring the flatness of the insulating material), and so is not preferred at the moment.

- 25 The chiral smectic liquid crystal material is given a desired surface alignment at one or both substrates by means known per se. In the case of the active semiconductor backplane, treatment will be of the partial or full planarisation layer if provided.

**Circuitry** The embodiment thus far described has a rectangular pixel array of 320 columns and 240 rows, the columns being supplied by parallel data lines and the rows being enabled to receive or act on the received data in turn in a desired sequence. The array is one half standard VGA resolution in each direction. It would



be desirable to increase the resolution of the array to the VGA standard, and this is described later in respect to a modification

Depending on the manner in which it is driven, and the value of the applied voltage, the present embodiment of a smectic liquid crystal spatial light modulator may be  
 5 driven at a line rate of at least 10MHz and a frame rate of up to 15 to 20kHz, requiring a data input of around 1 to 1.5 Gpixel per second. Typically, while the pixel address time is around 100 nanoseconds, the pixel will actually take around 1 to 5 microseconds to switch between optical states; and while overall frame writing time is of the order of 24 microseconds, the frame to frame writing period is around 80  
 10 microseconds.

The disparity between the actual frame rate of the spatial modulator and the potential frame rate of the array (about 80KHz) as determined by the line frequency, arises from a variety of factors such as the time necessary for the pixel elements to switch completely, (which is significantly greater than the line or pixel addressing time) and  
 15 during which time charge is drawn from the cell capacitance and the slug capacitance; the need to blank the array to permit dc balancing; and optical access to the spatial light modulator between the writing of successive frames.

A master clock operates at 50MHz. From the master clock pulses CL are derived in known manner the waveforms NTE, NTO, NISE, NISO, NC0 to NC4 shown in  
 20 Figures 7 and 7a. The initial "N" indicates the use of negative logic in which signals are active in the low state. Where used, the inverse of these signals have the same terminology less the initial "N". The final letters "E" and "O" refer to even and odd, as applied to rows or columns of the array.

Figure 8 illustrates parts of the control circuits 48 of Figure 4. Here and in Figure 7  
 25 there are further signals NSAR and NRAR for setting all rows (to blank the array) and resetting all rows (to permit rewriting of the array) respectively.

Figure 8(a) indicates the derivation of 5 non-overlapping clocks (N)CC0 to (N)CC4 at the 10 MHz line frequency from the signals NC0 to NC4 when the signal NSAR is inactive, for use in controlling the column drivers 42, 43.

30 As already indicated with respect to Figure 4, a group of 32 incoming parallel data lines is 1:5 demultiplexed to the 160 even columns by driver 42 at the top of the

array, and a complementary group of 32 incoming parallel data lines is 1:5 demultiplexed to the 160 odd columns by driver 43 at the foot of the array. Otherwise, drivers 42 and 43 are similarly arranged.

Figure 9 shows one of 32 similar circuits of the driver 42, each for a respective single  
 5 column in the first set of 32 even columns. A data signal DD from an input 131 coupled to a respective one of the 32 input data lines is transmitted by a gate 132 during the active period of clock NCC0 and held on the gate capacitor of an inverter 133 until a gate 134 controlled by clock pulse NCC4 permits transmission of the  
 10 signal to a latch 135. Latch 135 is bistable and consists essentially of two inverters coupled in a ring via a further gate 136 also controlled by the gate pulse CC4, so that the ring is opened when the signal is being transmitted to the latch via the gate 134, and thereafter closed to hold the signal at the latch output. The output of the latch is connected to the column conductor via a level shifter 137 and two series coupled buffers 138.

15 This overall arrangement for the first set of column conductors is replicated for the remaining four sets, with the same 32 input data lines but with respective different clock signals NCC1 to NCC4 on the first gate 132 as appropriate. The signals applied to the gates 134 and 136 remain as NCC4 and CC4, so that data signals for a whole line are applied simultaneously to all 320 columns in response to the signal NCC4,  
 20 and are maintained thereat until the next pulse NCC4.

When NSAR is active, it over-rides the clock pulses NCC0 to NCC4, making all 320 columns available to the 64 data input lines simultaneously.

Figure 8(b) shows the derivation of 5 non-overlapping clocks (N)CR0 to (N)CR4 at the 10 MHz line frequency from the signals NC0 to NC4 when the signal NISE or  
 25 NISO is inactive, for use in controlling the row drivers 44, 45.

As already described with respect to Figure 4, even and odd rows of the array are driven (enabled) by respective scanners 44, 45, each comprising a shift register with associated level shifters at its outputs, or 120 adjacent outputs thereof. Each stage of the shift registers is fully bistable and controlled by clock pulses NCR0, NCR2 and  
 30 NCR4. A single token pulse NTE, NTO is coupled into the first stage of the



at the commencement of this section. The control signal NRAR subsequently acts to turn all the rows off again. Thus the signal NSAR over-rides the normal operation of the shift registers.

The action of the signal NSAR is thus (a) to over-ride the column clocks NCC0 to NCC5 so that all five sets of columns are simultaneously provided with data from the  
5 64 data inputs, and (b) to disable the clock pulse NCR2' and the normal action of the register, and to latch all rows. This permits the entire array of pixels to be blanked simultaneously.

Other than when the tokens NTO and NTE are first introduced, the signals NISE and  
10 NISO are complementary. When active, their action is to inhibit the production of the row clock pulses (N)CR0 to (N)CR4, Figure 8(b). In this manner only one of the shift registers 44a, 44b is active at any one time, making it possible to control the manner in which the tokens are passed down the rows. For example, if, as shown, NISE and NISO are derived so as to have one half line frequency, the registers are  
15 enabled alternately to provide a progressive or non-interlaced line scan down the array. An alternative would be to provide signals NISE and NISO in the form of pulses of one half the frame address period, so that the one register is completely scanned and then the other register is completely scanned, thus providing an interlaced scan.

20 Other modes are possible, for example enabling an adjacent odd and even row simultaneously, giving twice the frame rate but at half the vertical resolution.

Although in this embodiment the shift register stages are adapted to provide directly for a response to the signals NSAR and NRAR, it will be clear that alternative means could be provided as a separate entity between the registers and the rows, for example  
25 an OR gate for NSAR and an AND gate for NRAR coupled in series between a register output and the associated row.

**VGA Resolution** In a modification of the present embodiment, the single pixel mirror and active element is replaced by a group of four (two by two), with a corresponding doubling of the row and column address lines. To accommodate the  
30 doubling of the address lines in each dimension, the column drivers and row scanners are provided with 1:2 demultiplexers.

The column circuits are merely doubled in number, each pair CA and CB being enabled in alternation by transmission gates 150, 151, with complementarily driven control inputs 152, 153 as illustrated schematically in Figure 11.

Figure 12a to 12c illustrate three possible schemes for the row scanners. In the preferred scheme of Figure 12a, logic gates 160, 161 are disposed between the output point 148' and respective level shifters 141 and buffers 149. Second inputs 162, 163 of the gates are driven in complementary fashion to enable either the upper or lower pair of pixels RU and RL.

10 However, as schematically shown in Figures 12b and 12c, the demultiplexing may be performed after the level shifter 141, respectively at gates 164, 165 between the level shifters 141 and final output stages 149', or at gates 166, 167 which also constitute the final output stage.

It will be clear that by suitable control of the signals 152 and 153, and/or 162 and 163 various other modes of writing the array will be possible, for example 4:1 row interlace schemes.

In this modification, the ratio of mirror area to pixel area is reduced, and care needs to be taken to shield the underlying active elements from incident light. The ratio of total pixel capacitance to liquid crystal cell capacitance is also somewhat reduced, from 10:1 to 8.4:1. Nevertheless, the trade-off with increased resolution is considered overall not to be disadvantageous.

**Operation** Spatial light modulation provides opportunities both in optical processing, for example in holographic and switching applications, where requirements are commonly very stringent in terms of factors such as timings, continuity of illumination, length of viewing, etc. Set against this, most optical processing requires only binary modulation across the image plane.

For display purposes, accommodation and temporal averaging by the eye permits more latitude in respect of the foregoing factors, but it is very commonly necessary to provide a grey scale modulation across the area of the display.

There are many ways in which the spatial light modulator of the preferred embodiment may be driven, due in part to the versatility afforded by the active backplane design.

5       (a) Binary/Grey Scale Thus, for example, there is a choice between binary and grey scale modulation. Grey scale modulation itself may be achieved either in an analogue manner by suitable control of the amplitude voltage applied across each pixel (cf the electroclinic effect mentioned earlier), but advantageously for display purposes the array is subject to variable temporal modulation to provide an apparent grey scale. Even more advantageously, the array is so driven on a digital basis. This aspect is  
10 covered in more detail below and also in our copending application PCT/GB99/04260, ref: P20963WO.

(b) Multiple Refresh Again, the liquid crystal material may or may not possess a relaxation time of sufficient length to cover the desired time between the production of successive images. Where it does not, the image will need to be written more than  
15 once to obtain the desired time. The high writing speed available with the embodiment is useful in this respect, in increasing the proportion of the total time in which an image is available.

(c) Front Electrode Voltage Furthermore, and broadly, the voltage applied between the common front electrode and the active backplane elements may be managed in at  
20 least two ways. Assuming that the overall voltage available from the backplane is  $V$ , it is possible to set the front electrode at  $V/2$  whereby all pixel elements can be turned on or off as desired during a single frame scan. The penalty is the application of a lower voltage  $V/2$  across each pixel and longer switching times, inter alia.

Alternatively, the front electrode can be driven alternately to  $V$  and zero, with the  
25 backplane being synchronously controlled so as to turn selected pixels optically on during one frame scan and to turn other selected pixels optically off during the other frame scan. The voltage applied to each pixel is higher, at  $V$ , thus increasing switching speed, but with the need to perform two frame scans to complete data entry.

These two methods will henceforth be termed "one-pass" and "two-pass" respectively.  
30 In the embodiment, the one-pass scheme permits a somewhat higher frame rate at the greatest usable voltages.



Furthermore, returning all pixel electrodes to  $V/2$  can give rise to problems where photoconduction is significant. In such a case, it is preferred to gate all pixel electrodes to zero volts synchronously with a return of the front electrode voltage VFE to zero volts subsequent to writing the frame, as shown in Figure 13b.

- 5    **Two-Pass Scheme**    Figure 14 shows voltage waveforms which could be used in a two-pass scheme, over the two frame scan periods or passes P1 and P2 necessary to write the whole array. In the first pass P1, selected pixels are addressed to turn them optically on, in the second pass P2 selected pixels are addressed to turned them optically off. For periods outside the passes all voltages are zero dc, optionally with a  
10    low level ac voltage for ac stabilisation of the switched states.

Plot (i) shows the voltage VFE at the front electrode, which is raised to V volts only for the duration of the second pass P2.

- Plots (ii) and (iii) are plots of the voltage Vpad at pixel mirror pads which are respectively being turned ON or OFF. During the first pass ("ON field") any pad may  
15    be switched from zero volts to V volts. A first global blank BV is applied to drive all mirror pads to V volts between the two passes. During the second pass any pad may be switched from V volts to zero volts. A second global blank B0 is applied to drive all pads to zero volts at the end of the second pass. Blanks BV and B0 are applied in substantial synchronism with the switching of the second (front) electrode.

- 20    Plot (ii) shows the voltage at a pad for a selected pixel which is to be turned on during the row scanning of the first pass, so providing a positive potential difference pulse across the associated liquid crystal element as shown in plot (iv). After the first pass the first global blank BV in association with the switching of VFE acts to reduce the potential difference across all liquid crystal elements to zero regardless of whether  
25    they have been switched or not, with both sides of the liquid crystal cells now at V volts.

- Plot (iii) shows the voltage at a pad for a selected pixel which is to be turned off during the row scanning of the second pass, so providing a negative potential difference across the associated liquid crystal element as shown in plot (v). After the  
30    second pass the second global blank B0 in association with the switching of VFE acts to reduce the potential difference across all liquid crystal elements to zero regardless



of whether they have been switched or not, with both sides of the liquid crystal cells now at zero volts.

Any pixel which (as an option) is not addressed during either pass, has a pad voltage which is due solely to the effect of the blanks BV and B0. As noted above, BV and B0 are substantially synchronous with the switching of VFE, so that these pixels experience zero potential difference throughout the two passes. In all cases the timing of BV and B0 relative to VFE must be such that no unwanted switching of pixels occurs.

Furthermore, although the two passes have been shown as immediately succeeding one another, as is preferred, this is not entirely necessary so long as the scheme is consistent with the required pixel switchings. For example, there could be a small delay between the passes to enable the last addressed pixels to switch completely. In such a case it would be desirable to apply BV and the switching of VFE synchronously with the commencement of the second pass.

It will be appreciated that the requirement for two passes and the application of the full available voltage  $V$  are counteracting factors, compared with the single pass and lower voltage  $V/2$  (and therefore slower switching) of the single pass scheme. It should also be evident that it is possible to reverse the sequence of the passes of Figure 14, with consequential modification of the blanking processes, etc.

For further explanation, Figure 15 shows simplified voltage waveforms which could be used in a similar two-pass scheme, over first and second frame scan periods or passes P1 and P2 necessary to write the whole array. In P1, selected pixels are addressed to turn them optically on, in P2 pixels are addressed to turn them optically off. For periods outside P1 and P2 all voltages are zero dc, optionally with a low level ac voltage for ac stabilisation of the switched states.

Plot (i) shows the voltage VFE at the front electrode, which is raised to  $V$  volts only for the duration of P1.

Plot (ii) is a general plot of the voltage  $V_{\text{pad}}$  obtainable at any pixel mirror pad. During a first period A during P1 any pad may be switched from zero volts to  $V$  volts. A first global blank BV is applied to drive all mirror pads to  $V$  volts between P1 and P2. During a period B during the P2 any pad may be switched from  $V$  volts to zero

volts. A second global blank B0 is applied to drive all pads to zero volts at the end of the second pass. Blanks BV and B0 are applied in synchronism with the switching of the second electrode.

Plot (iii) shows the voltage at a pad for a selected pixel which is to be turned on during the row scanning of P1, so providing a positive potential difference pulse across the associated liquid crystal element as shown in plot (iv). After P1 the first global blank BV in association with the switching of VFE acts to reduce the potential difference across all liquid crystal elements to zero regardless of whether they have been switched or not, with both sides of the liquid crystal cells now at V volts.

Plot (v) shows the voltage at a pad for a selected pixel which is to be turned off during the row scanning of P2, so providing a negative potential difference across the associated liquid crystal element as shown in plot (vi). After P2 the second global blank B0 in association with the switching of VFE acts to reduce the potential difference across all liquid crystal elements to zero regardless of whether they have been switched or not, with both sides of the liquid crystal cells now at zero volts.

Plot (vii) shows the voltage pulse at a pad for any pixel which (as an option) is not addressed during either P1 or P2, and which is due solely to the effect of the blanks BV and B0. BV and B0 are substantially synchronous with the switching of VFE, so that these pixels experience zero potential difference throughout the two passes. In all cases the timing of BV and B0 relative to VFE must be such that no unwanted switching of pixels occurs.

Furthermore, although P1 and P2 have been shown as immediately succeeding one another, as is preferred, this is not entirely necessary so long as the scheme is consistent with the required pixel switchings. For example, there could be a small delay between P1 and P2 to enable the last addressed pixels to switch completely. In such a case it would be desirable to apply BV and the switching of VFE synchronously with the commencement of P2.

It will be appreciated that the requirement for two passes and the application of the full available voltage V are counteracting factors, compared with the single pass and lower voltage  $V/2$  (and therefore slower switching) of the single pass scheme. It should also be evident that it is possible to reverse the sequence of P1 and P2 of

Figure 15, with consequential modification of the blanking processes, etc. as shown in Figure 16 using the same schematic type of illustration with corresponding references.

**Binary Imaging.** A binary image may be written from a blank image or an existing image, by a 1-pass method as has been described above

5 However, starting from a blank image, writing a new image and subsequently reversing the voltages applied to each respective pixel to achieve dc balance does not result in reversion of the optical image to a blank one, but to a reverse optical image. In addition, the time averaged optical image is zero if the positive and reverse images are held for equal times, so it may well be necessary to interrupt the illumination (or  
10 the viewing step) in order to see a positive image.

Furthermore, merely allowing the addressed pixels to relax, or driving all pixels to one state (relatively fast), for example by applying the global set signal NSAR to the array together with control of the column and front electrode voltages so as to short all pixels (zero volts) or drive them (plus or minus V), does not provide dc balance,  
15 although an optically uniform image results.

There are similar difficulties if starting with an existing image.

A two-pass scheme, for example of the type illustrated in Figure 14, can be operated in a number of ways.

In a first two-pass scheme according to the first aspect of the invention, an existing  
20 image may be replaced by a new image simply by turning all appropriate pixels on during the first pass, and by turning the complementary set of pixels off during the second pass (as in Figure 14), i.e. all "1"s in the new image are first addressed, regardless of whether the pixel is already "1", and subsequently all "0"s in the new image are addressed regardless of whether the pixel is already "0". No pixel is  
25 unaddressed.

This scheme suffers from the same drawback as the single pass scheme that all pixels are addressed for each image regardless of their existing state, and dc balance is not directly effected. However, it is computationally easy and fast.

In a second two-pass scheme, any liquid crystal element is only driven on or off when a change of state therein is required, otherwise it remains unaddressed and follows plot (vii). Each pixel is therefore subjected only to alternate turn-on and turn-off pulses of well-defined and equal lengths, thus automatically affording dc balance in the long term. This type of scheme is disclosed International Patent Application No. WO 92/04710 mentioned previously.

For this scheme to work successfully over an extended period, it is necessary that the pixels are not allowed to relax between successive energisations, for example by application of ac stabilisation between scans as mentioned above.

10 This scheme also requires a determination of the differences between the existing image and the required image in order that the pixels to be driven in each of the two passes may be determined. Thus the advantage of automatic long term dc balance is partially offset by increased computational difficulty relative to the first two-pass scheme.

15 A third and preferred scheme, which is a modification of the two-pass scheme of Figure 14, and which is illustrated in Figure 17, enables a series of binary images to be written in succession, with dc balance, and with fast or driven erasure. Plots (iii) and (iv) of Figure 17 illustrate mirror pad voltages and pixels potential differences for a pixel which is selected. This scheme is in accordance with the invention, with alternate blank images.

20 During a first WRITE period  $t_0$  to  $t_1$ , a first image is written from a blank array of elements, by controlling the writing process so that only those elements which need to be turned on are driven (during the period A of plot (ii)), all other elements receiving zero volts. While similar to pass P1 of two pass scheme of Figure 14, the WRITE step is followed, preferably immediately at time  $t_1$ , by a first global blank B0 to zero volts, and VFE remains at zero volts, as shown in plot (i) of Figure 16. For an IMAGE period  $t_1$  to  $t_2$  the required binary image remains unaltered.

Subsequent erasure to a blank array is then effected during an ERASE period  $t_2$  to  $t_3$  by writing the negative image to the written pixels only. This is effected by applying a second global blank BV to V volts at time  $t_2$ , synchronously with switching of VFE, and then during a period B addressing only those elements which were previously turned on, the other elements again receiving zero volts. At  $t_3$ , a third global blank B0 to zero volts is applied synchronously with switching to zero volts of VFE. The erasure step is therefore generally similar to the second pass of Figure 14.

Thus, the driven elements alternately receive opposed voltages to provide dc balance, and the other unselected elements receive no voltage and so remain balanced.

After time  $t_3$  it is possible to commence the writing of another binary image, and, as illustrated, this may commence substantially at time  $t_3$ .

Thus, this third two-pass scheme resembles the second two-pass scheme above in that the full voltage V can be applied in different directions during the two passes of writing and erasure, but differs therefrom in that it is the same group of selected pixels which are addressed each time rather than different non-complementary groups, so reducing computational requirements. It differs from the one-pass method in which all elements are necessarily driven one way or the other during the frame scan.

An advantage of this third scheme as particularly illustrated is that the time averaged image is non-zero, regardless of the lengths of the writing, erasing and "viewing" processes, since it alternates between image and blank rather than image and inverse image, and this permits optical illumination to be continuous.

A further consideration is that while the writing stage may be followed by a period of time during which the image is "viewed" or utilised, there is no need to hold the blank image obtained after erasure for any length of time. As particularly illustrated in Figure 17, once all the pixels have switched back to their initial state, a further writing stage may commence immediately. Since the ratio of the IMAGE period to the WRITE and ERASE periods times may be large, the image is available for a large fraction of the total time, and its contrast ratio is correspondingly improved.

Although the above and other imaging schemes herein have been illustrated as employing global blanks, it should be noted that any or all of the blanks could be

replaced by a further frame scan in which all columns are held at the blanking voltage. This provision of circuitry enabling a global addressing step forms the subject of our copending application PCT/GB99/04274, ref: P20961WO.

5 While some of the binary schemes above automatically provide dc balance, a further option for schemes which do not do this is to allow dc imbalance to accumulate, for example while writing images and then allowing them to relax, calculating the imbalance (e.g. in an accompanying computer simulation), and then applying local dc voltages to the pixels of a magnitude and duration such as to provide zero average dc.

10 **Grey Scales** Temporal digital modulation to achieve a grey scale effect is known, using **multiple bit planes** representative of a sequence of binary images. The effective duration of the binary images (length and/or number of repeats) is such that temporal integration thereof, for example by a viewer, gives the grey scale image.

15 Although repetition of identical binary images may be involved in such a sequence, the production of effective grey scales is best effected by the use of **weighted bit planes** where possible. In such a scheme, the grey scale image is decomposed into multiple binary images (bit planes) of differing duration such that temporal integration thereof, for example by a viewer, gives the grey scale image. The decomposition of the grey scale image and the corresponding durations of the bit planes, are typically on a binary basis, although other weightings could be used.

20 The different bit planes for a grey scale image can be stored as sequential binary strings in a computer, and will be read out one at a time in any desired order after which they can be discarded unless the image needs to be repeated. It is computationally easiest to read out the bit planes in the order in which they have been stored, since then the only address which needs to be stored is the starting address of  
 25 the first stored bit planes, all bit planes then being read out one at a time simply by clocking out a predetermined number of data bits in sequence for each bit planes.

It might be possible immediately to replace bit planes that have been read by the bit planes for a succeeding image, particularly where the bit planes are being produced in real time. However, under other circumstances this could be difficult, and the set of  
 30 bit planes for a successive image will then normally be stored elsewhere. In certain

cases it would be possible to provide storage for just two bit planes one of which is written while the other is being read, and vice versa.

It would also be possible to control the reading and/or writing processes so as to convert the image standards as desired, for example from line sequential to interlaced.

5 As or after each bit plane is read from memory, it is then written, e.g. using the single pass scheme described above, and viewed over a period corresponding to its weighting so that the eye synthesises the intended grey scale image. The single pass scheme is preferred insofar as it merely over-writes the preceding bit frame without the need for a second pass, the associated front electrode switching and blanking  
10 pulses. The avoidance of lost time between successive valid images enables continuous illumination and the easier provision of bit frames of an accurately weighted duration.

In such a scheme, each pixel is subjected to a series of voltage pulses according to the point in the grey scale it represents (as in the number representing the grey scale level, and usually but not necessarily in that order). There are more points in the grey scale than there are applications of voltages, due to the weighting employed, which is advantageous since it reduces the time spent actually driving the array. Each applied voltage may be of the same or opposed polarity compared to the preceding voltage, and the same number of voltage pulses, equal to the number of bit planes (ignoring polarity), is applied to each pixel to synthesise the image.

For example, in a 64 level grey scale with binary weighting, there will be 6 bit planes with relative durations of  $2^n$  where n ranges from 0 to 5, and each pixel can be represented by a corresponding 6 digit binary number.

25 However, double pass schemes could alternatively be adapted for use in multiple or weighted bit plane schemes.

To achieve dc balance, it would be possible to produce each binary bit plane by any of the binary imaging methods described in the preceding section which itself produces dc balance - for example by starting from a blank image, writing, viewing and erasing the binary image by selective energisation (+V) and driven blanking (-V) of selected pixels only.

However, in most or all of such schemes, the actual duration of the binary image is not directly proportional to the time allocated thereto, for example because of intervening blanking steps, etc., leading to a degree of distortion in the binary nature of the bitplane periods, and hence the perceived grey scale values. While this could  
5 be compensated for if desired, it represents an additional complication.

There are other schemes, the subject of our copending application PCT/GB99/04260, ref: P20963WO in which dc balance is approached or achieved in ways other than by employing dc balanced binary images per se.

It should be understood that although much of the description above is in terms of a  
10 liquid crystal cell incorporating an addressable array, the array of the invention may be used in any cell construction irrespective of whether or not the cell is intended to function as a light modulator or display, and irrespective of whether or not the contents of the cell are intended to have a liquid crystal phase.

Furthermore, although the term "grey scale" is used herein, it should be made clear  
15 that the term is used in relation to any colour, including white. In addition, although the methods, arrays, backplanes, circuitry etc. of the invention are described in relation to a single colour (monochrome images), including white, it is envisaged that variable colour images or displays etc. will be produced in manners known per se, such as by spatially subdividing a single array into different colour pixels,  
20 superimposing displays from differently coloured monochrome arrays for example by projection, or temporal multiplexing, for example sequential projection of red green and blue images.



CLAIMS

1. A method of controlling an array of optical elements in a succession of cycles to alter their states according to respective ones of a series of input data sets, each cycle comprising a first step wherein selected elements only of an optically blank or  
5 uniform array are written as determined by a respective data set, and a second step wherein the selected elements are selectively erased to restore a blank array prior to another cycle.
2. A method according to claim 1 wherein the array of optical elements to which the method is applied comprises a corresponding array of addressable active elements,  
10 and an electrode spaced from said corresponding array, each optical element being defined between said spaced electrode and a corresponding active element, and wherein during the said first step the active elements of said first set and the spaced electrode are operated to apply a first potential difference across the selected optical elements of the first set, and during the said second step the active elements of said  
15 second set and the spaced electrode are operated to apply a second potential difference across the selected optical elements of the second set, the first and second potential differences having opposite signs.
3. A method according to claim 2 wherein said first and second potential differences have equal amplitudes.
- 20 4. A method according to claim 2 or claim 3 wherein between the first and second said steps the voltage on the spaced electrode and the voltage applied to each element of the array are all shifted substantially simultaneously by the same amount and in the same direction relative to a reference voltage.
5. A method according to claim 1 wherein the array of optical elements to which  
25 the method is applied comprises a corresponding array of addressable active elements, and an electrode spaced from said corresponding array, each optical element being defined between said spaced electrode and a corresponding active element, and wherein between the first and second said steps the voltage on the spaced electrode and the voltage applied to each element of the array are all shifted substantially

6. A method according to claim 4 or claim 5 wherein said shift in voltage is applied to said spaced electrode only for substantially the duration of said second step.

8. A method according to any one of claims 1 to 6 wherein between said first step and said second step is a step of simultaneously addressing all the optical elements of the array so as to impose a finite dc potential difference thereacross.

10. A method according to any one of claims 1 to 6 wherein between said first step and said second step is a step of simultaneously addressing all the optical elements of the array so as to impose a finite ac potential difference thereacross.

11. A method of synthesising a multi-level image using a multiple or weighted bit plane technique in which each bit plane is written by a method as defined in any preceding claim.

12. A method according to claim 12 wherein the said method for writing each bit plane provides dc balancing.

13. An electro-optic arrangement comprising an array of electro-optic elements and control means responsive to a series of input data sets, the control means being arranged to respond to each data set so that starting with an optically blank or uniform array of elements in a first step selected elements are written as determined by the data set, and in a second step the selected elements are selectively erased to revert to a blank array prior to writing elements as determined by a successive data set.

- REMOVED FROM FILE

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau


## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>7</sup> : <b>G09G 3/36</b>		A1	(11) International Publication Number: <b>WO 00/38167</b>
		(43) International Publication Date: 29 June 2000 (29.06.00)	
(21) International Application Number: PCT/GB99/04275		(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: 16 December 1999 (16.12.99)		<p><b>Published</b></p> <p><i>With international search report.</i></p> <p><i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i></p>	
(30) Priority Data: 9827945.8 19 December 1998 (19.12.98) GB			
(71) Applicant (for all designated States except US): THE SECRETARY OF STATE FOR DEFENCE [GB/GB]; Defence Research and Evaluation Agency, Ively Road, Farnborough, Hampshire GU14 0LX (GB).			
(72) Inventors; and (75) Inventors/Applicants (for US only): CROSSLAND, William, Alden [GB/GB]; University of Cambridge, Engineering Dept., Trumpington Street, Cambridge CB2 1PZ (GB). YU, Tat, Chi, B. [—/—]; *			
(74) Agents: GODDARD, David, John; Harrison Goddard Foote, 1 Stockport Road, Marple, Stockport SK6 6BD (GB) et al.			

(54) Title: METHODS OF DRIVING AN ARRAY OF OPTICAL ELEMENTS

## (57) Abstract

Relates to writing an array of optical elements which are each switched between two states according to input data sets. In a first method, data is written in two steps in which different selected elements are respectively driven to one binary state and the other binary state. The selected elements of the two sets may be complementary, but are preferably only those which are required to change from their existing state. The latter criterion may be used in an alternative method using a single addressing of the array to turn elements in either direction as required. In a further method, as shown, selected elements only of a blank array are written in a first WRITE step so as to correspond with a set of data, and in a subsequent second ERASE step the selected elements are selectively erased to restore a blank array prior to writing and erasing another set of data. The methods have particular utility for maintaining a dc balance at pixels of a liquid crystal array.



<b>AL</b>	Albania	<b>ES</b>	Spain	<b>LS</b>	Lesotho	<b>SI</b>	Slovenia
<b>AM</b>	Armenia	<b>FI</b>	Finland	<b>LT</b>	Lithuania	<b>SK</b>	Slovakia
<b>AT</b>	Austria	<b>FR</b>	France	<b>LU</b>	Luxembourg	<b>SN</b>	Senegal
<b>AU</b>	Australia	<b>GA</b>	Gabon	<b>LV</b>	Latvia	<b>SZ</b>	Swaziland
<b>AZ</b>	Azerbaijan	<b>GB</b>	United Kingdom	<b>MC</b>	Monaco	<b>TD</b>	Chad
<b>BA</b>	Bosnia and Herzegovina	<b>GE</b>	Georgia	<b>MD</b>	Republic of Moldova	<b>TG</b>	Togo
<b>BB</b>	Barbados	<b>GH</b>	Ghana	<b>MG</b>	Madagascar	<b>TJ</b>	Tajikistan
<b>BE</b>	Belgium	<b>GN</b>	Guinea	<b>MK</b>	The former Yugoslav Republic of Macedonia	<b>TM</b>	Turkmenistan
<b>BF</b>	Burkina Faso	<b>GR</b>	Greece	<b>ML</b>	Mali	<b>TR</b>	Turkey
<b>BG</b>	Bulgaria	<b>HU</b>	Hungary	<b>MN</b>	Mongolia	<b>TT</b>	Trinidad and Tobago
<b>BJ</b>	Benin	<b>IE</b>	Ireland	<b>MR</b>	Mauritania	<b>UA</b>	Ukraine
<b>BR</b>	Brazil	<b>IL</b>	Israel	<b>MW</b>	Malawi	<b>UG</b>	Uganda
<b>BY</b>	Belarus	<b>IS</b>	Iceland	<b>MX</b>	Mexico	<b>US</b>	United States of America
<b>CA</b>	Canada	<b>IT</b>	Italy	<b>NE</b>	Niger	<b>UZ</b>	Uzbekistan
<b>CF</b>	Central African Republic	<b>JP</b>	Japan	<b>NL</b>	Netherlands	<b>VN</b>	Viet Nam
<b>CG</b>	Congo	<b>KE</b>	Kenya	<b>NO</b>	Norway	<b>YU</b>	Yugoslavia
<b>CH</b>	Switzerland	<b>KG</b>	Kyrgyzstan	<b>NZ</b>	New Zealand	<b>ZW</b>	Zimbabwe
<b>CI</b>	Côte d'Ivoire	<b>KP</b>	Democratic People's Republic of Korea	<b>PL</b>	Poland		
<b>CM</b>	Cameroon	<b>KR</b>	Republic of Korea	<b>PT</b>	Portugal		
<b>CN</b>	China	<b>KZ</b>	Kazakstan	<b>RO</b>	Romania		
<b>CU</b>	Cuba	<b>LC</b>	Saint Lucia	<b>RU</b>	Russian Federation		
<b>CZ</b>	Czech Republic	<b>LI</b>	Liechtenstein	<b>SD</b>	Sudan		
<b>DE</b>	Germany	<b>LK</b>	Sri Lanka	<b>SE</b>	Sweden		
<b>DK</b>	Denmark	<b>LR</b>	Liberia	<b>SG</b>	Singapore		
<b>EE</b>	Estonia						

-1/14-




FIG. 1






FIG. 2

-2/14-



**FIG. 3**



**FIG. 6**




FIG. 4





-5/14-




FIG. 7






FIG. 7a


-7/14-



(a)



(b)



(c)



FIG. 8

-8/14-




FIG. 9




FIG. 10




FIG. 11




FIG. 12a




FIG. 12b




FIG. 12c



**FIG. 13**



-12/14-






FIG. 14

FIG. 15FIG. 16

-14/14-




FIG. 17

**RULE 63 (37 C.F.R. 1.63)**  
**DECLARATION AND POWER OF ATTORNEY**  
**FOR PATENT APPLICATION**  
**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

As a below named inventor, I hereby declare that my residence, post office address and citizenship are as stated below next to my name, and I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

Method of Driving and Array of Optical Elements

the specification of which (check applicable box(es)):

☐ is attached hereto  
☐ was filed on \_\_\_\_\_ as U.S. Application Serial No. \_\_\_\_\_ Atty Dkt. No. P2805/USW  
☒ was filed as PCT International application No. PCT/GB99/04275 ✓ on 16/12/1999 ✓  
and (if applicable to U.S. or PCT application) was amended on 24/1/2001

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with 37 C.F.R. 1.56. I hereby claim foreign priority benefits under 35 U.S.C. 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed or, if no priority is claimed, before the filing date of this application:

Priority Foreign Application(s):

Application Number 9827945.8 ✓	Country GB ✓	Day/Month/Year Filed 19 Dec 1998 ✓
-----------------------------------	-----------------	---------------------------------------

I hereby claim the benefit under 35 U.S.C. §119(e) of any United States provisional application(s) listed below.

Application Number	Date/Month/Year Filed
--------------------	-----------------------

I hereby claim the benefit under 35 U.S.C. 120/365 of all prior United States and PCT international applications listed above or below and, insofar as the subject matter of each of the claims of this application is not disclosed in such prior applications in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose material information as defined in 37 C.F.R. 1.56 which occurred between the filing date of the prior applications and the national or PCT international filing date of this application:

Prior U.S./PCT Application(s):

Application Serial No.	Day/Month/Year Filed	Status: patented pending, abandoned
PCT/GB99/04275	16/12/1999	PENDING

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. And I hereby appoint **NIXON & VANDERHYE P.C., 1100 North Glebe Rd., 8<sup>th</sup> Floor, Arlington, VA 22201-4714, telephone number (703) 816-4000 (to whom all communications are to be directed)**, and the following attorneys thereof (of the same address) individually and collectively my attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith and with the resulting patent: Arthur R. Crawford, 25327; Larry S. Nixon, 25640; Robert A. Vanderhye, 27076; James T. Hosmer, 30184; Robert W. Faris, 31352; Richard G. Bessa, 22770; Mark E. Nusbaum, 32348; Michael J. Keenan, 32106; Bryan H. Davidson, 30251; Stanley C. Spooner, 27393; Leonard C. Mitchard, 29009; Duane M. Byers, 33363; Jeffery H. Nelson, 30481; John R. Lastova, 33449; H. Warren Burnam, Jr, 29366; Thomas E. Byrne, 32205; Mary J. Wilson, 32955; J. Scott Davidson, 33489; Alan M. Kagen, 36178; William J. Griffin, 31260; Robert A. Molan, 29834; B. J. Sadoff, 36663; James D. Berquist, 34776; Updeep S. Gill, 37334; Michael J. Shea, 34725; Donald L. Jackson, 41090; Michelle N. Lester, 32331.\*

1. Inventor's Signature: Timothy M Coker Date: 8 Jan 01  
Inventor: Timothy M COKER (first) (last) (citizenship)  
Residence: (city) Peterborough GB (state/country) GB  
Post Office Address: 4 Brewery Court, South Road, Oundel, Peterborough United Kingdom  
(Zip Code) PE8 4DZ

2. Inventor's Signature: \_\_\_\_\_ Date: \_\_\_\_\_  
Inventor: William A CROSSLAND GB  
(first) MI (last) (citizenship)  
Residence: (city) Cambridge (state/country) GB  
Post Office Address: University of Cambridge, Engineering Department, Trumpington Street, Cambridge United Kingdom  
(Zip Code) CB2 1PZ

FOR ADDITIONAL INVENTORS, check box ☐ and attach sheet with same information and signature and date for each.

**RULE 83 (37 C.F.R. 1.63)  
DECLARATION AND POWER OF ATTORNEY  
FOR PATENT APPLICATION  
IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

As a below named inventor, I hereby declare that my residence, post office address and citizenship are as stated below next to my name, and I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**METHODS OF DRIVING AN ARRAY OPTICAL ELEMENTS**

the specification of which (check applicable box(es)):

☐ is attached hereto

☐ was filed on \_\_\_\_\_

as U.S. Application Serial No. \_\_\_\_\_

☒ was filed as PCT International application No. \_\_\_\_\_

PCT/GB99/04275 ✓

on 16/12/1999

and (if applicable to U.S. or PCT application) was amended on \_\_\_\_\_

24/01/2001

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with 37 C.F.R. 1.56. I hereby claim foreign priority benefits under 35 U.S.C. 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed or, if no priority is claimed, before the filing date of this application:

Priority Foreign Application(s):

Application Number  
9827945.8

Country  
GB ✓

Day/Month/Year Filed  
19/12/1998

I hereby claim the benefit under 35 U.S.C. §119(e) of any United States provisional application(s) listed below.

Application Number

Date/Month/Year Filed

I hereby claim the benefit under 35 U.S.C. 120/365 of all prior United States and PCT international applications listed above or below and, insofar as the subject matter of each of the claims of this application is not disclosed in such prior applications in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose material information as defined in 37 C.F.R. 1.56 which occurred between the filing date of the prior applications and the national or PCT International filing date of this application:

Prior U.S./PCT Application(s):  
Application Serial No.

Day/Month/Year Filed

Status: patented  
pending, abandoned

PCT/GB99/04275

16/12/1999 ✓

PENDING

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. And I hereby appoint NIXON & VANDERHYE P.C., 1100 North Glebe Rd., 8th Floor, Arlington, VA 22201-4714, telephone number (703) 816-4000 (to whom all communications are to be directed), and the following attorneys thereof (of the same address) individually and collectively my attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith and with the resulting patent: Arthur R. Crawford, 25327; Larry S. Nixon, 25640; Robert A. Vanderhye, 27076; James T. Hosmer, 30184; Robert W. Faris, 31352; Richard G. Besha, 22770; Mark E. Nusbaum, 32348; Michael J. Keenan, 32108; Bryan H. Davidson, 30251; Stanley C. Spooner, 27393; Leonard C. Mitchard, 29009; Duane M. Byers, 33383; Jeffery H. Nelson, 30481; John R. Lastova, 33149; H. Warren Burnam, Jr., 29386; Thomas E. Byrne, 32205; Mary J. Wilson, 32955; J. Scott Davidson, 33489; Alan M. Kagen, 36178; William J. Griffin, 31260; Robert A. Molan, 29834; B. J. Sadoff, 36663; James D. Berquist, 34776; Updeep S. Gill, 37334; Michael J. Shea, 34725; Donald L. Jackson, 41090; Michelle N. Lester, 32331.

1. Inventor's Signature:

Date:

Inventor:

Timothy  
(first)

M  
MI

COKER  
(last)

GB  
(citizenship)

Residence: (city)

Peterborough

(state/country) GB

Post Office Address:

4 Brewery Court, South Road, Oundel

(Zip Code)

PE8 4DZ

2-602. Inventor's Signature:

Date:

Inventor:

William  
(first)

A  
MI

CROSSLAND  
(last)

GB  
(citizenship)

Residence: (city)

Cambridge

(state/country) GB

Post Office Address:

University of Cambridge, Engineering Department, Trumpington Street, Cambridge

(Zip Code)

CB2 1PZ

FOR ADDITIONAL INVENTORS, check box ☒ and attach sheet with same information and signature and date for each.